Abstract: A digital background calibration technique that compensates for capacitor mismatches is proposed for successive approximation register analog-to-digital converter (SAR ADC). The technique is implemented in the SAR ADC based on tri-level switching. The termination capacitor in the digital-to-analog converter is considered as a reference capacitor and the digital weights of all other unit capacitors are corrected with respect to the reference capacitor. Behavior simulation is performed to verify the proposed calibration technique by using a 12-bit SAR ADC with 3% random capacitor mismatch. The simulation result shows that the signal-to-noise and distortion ratio is improved from 57.1 dB to 72.0 dB and the spurious free dynamic range is improved from 62.0 dB to 82.6 dB.
Introduction
As the dimension of CMOS technology keeps scaling down, the advantages of successive approximation register analog-to-digital converters (SAR ADCs) have become prominent over other ADC architectures because of their simple structure. For high speed SAR ADCs, the unit capacitor is usually brought down to the limit allowed by kT/C noise to reduce the settling time of the digital-to-analog converter (DAC). However, the mismatch of such small capacitors is severe and it degrades the linearity of the ADC. Calibration of capacitor mismatch error is indispensable for high resolution SAR ADC if small unit capacitors are used. Digital-domain background calibration has become preferred over analog-domain calibration because the design complexity is transferred to digital circuits which can benefit from the device scaling. Moreover, the digital-domain calibration is able to track the PVT variations.
In [1] , the "split ADC" architecture is applied to SAR ADC to correct the capacitor mismatch error. A perturbation-based background digital calibration is proposed in [2] . Dithering technique is developed in [3] to examine the MSB capacitor weights. The main drawbacks of the above calibration methods are that an additional ADC is required [1] or the input signal range is reduced due to the injected offset [2] or dither signals [3] .
In this paper, a digital background calibration technique based on unit capacitor swapping is presented for SAR ADC with tri-level switching. Trilevel switching reduces the switching energy and the total capacitance [4] and is widely used in SAR ADCs [4, 5, 6] . In the proposed calibration technique, the termination capacitor in the DAC is considered as a reference capacitor and the digital weights of all other unit capacitors are corrected with respect to the reference capacitor.
2 Tri-level switching Fig. 1 shows a 4-bit SAR ADC and its timing diagram. A 3-bit DAC can be used to realize a 4-bit SAR ADC based on tri-level switching. Fig. 2 illustrates the waveform of the reference voltage generated by the DAC and two data formats.
During the sampling phase, all capacitors are connected to the input voltage. Thereafter, they are reset to V CM . If V DAC > 0, then C 3 switches from V CM to GND. Otherwise, it switches from V CM to V REF . All of the remaining capacitors are switched in the same manner. If the input voltage is V i,1 , the output code is "0110" according to each comparison result, as indicated in Fig. 2 . The output data format is offset binary.
To apply the calibration method described in the subsequent section, another model of the ADC based on the digital weights of capacitors has to be derived. The weights of the three capacitors in digital domain Wd i (i ¼ 1, 2, and 3) are 00010, 00100 and 01000, respectively. The first bit of the digital weight is the sign bit. If a capacitor switches from V CM to V REF , the digital weight of the capacitor should be added to the output code; otherwise, the digital weight should be subtracted from the output code. In the above example, C 3 switches from V CM to GND while C 2 and C 1 switch from V CM to V REF . Therefore, the output code is determined by (1) . The output data format is two's complement.
The result of the last comparison, which is performed after the switching of C 1 , is useful. However, no capacitor is switched after the switching of C 1 . The result given in (1) cannot be taken directly as the final output code of the 
The higher 4-bit code, which is "1110", is reserved as the final output code. If the input voltage is V i,2 , the last comparison would indicate that V DAC < 0, and thus
The final output code is 1111, which is also correct.
3 Digital background calibration
Basic principle
The capacitor array of the DAC shown in Fig. 1 includes eight unit capacitors. The DAC is redrawn in Fig. 3 (a). The initial digital weight of C u,j (j ¼ 0, 1,+, and 7) are 00010. In this calibration technique, the termination capacitor C u,0 is considered as a reference capacitor. The analog weights of other unit capacitors are compared with that of C u,0 . If C u,j is larger than C u,0 , the digital weight of C u,j should be increased, and vice versa. The digital weight of C u,0 remains unchanged.
To compare the analog weights of C u,j and C u,0 , each input signal is quantized twice. Fig. 4 presents the timing diagram. In the first conversion, the schematic of the DAC is shown in Fig. 3 (a). C 3 , C 2 and C 1 are switched sequentially. In the second conversion, C u,0 replaces C u,j and C u,j acts as the new termination capacitor. The schematic of the DAC during the second conversion is presented in Fig. 3(b) with the assumption that C u,3 is compared with C u,0 . As a result, C 2 is composed of C u,0 and C u,2 rather than C u,3 and C u,2 . As shown in Fig. 4 , during the second conversion, the switching activities of C u,0 and C u,2 are triggered after the switching of C 3 whereas C u,3 keeps connecting to V CM .
The output code D OUT of each conversion is calculated as:
where Wd u,j is the digital weight of C u,j ;
according to the last comparison result; and M is the total number of unit capacitors. The difference between the two conversion results, ÁD OUT , can be used to correct the digital weight of C u,j . The calibration logic is described as follows. Assume that in the first conversion, C u,j switches from V CM to V REF .
In the second conversion, C u,j is replaced by C u,0 . As shown in Fig. 5(a) , if C u,j > C u,0 , the reference level generated by the DAC during the first conversion (V REFDAC,1 ) would be larger than that during the second conversion (V REFDAC,2 ) after C u,j /C u,0 is switched. When the input voltage falls in the discrepancy range between V REFDAC,1 and V REFDAC,2 , D OUT1 would be smaller than D OUT2 , or ÁD OUT < 0. Other situations are summarized in Table I . The LMS (least mean square) update equations that are used to correct the digital weight of C u,j can be written as:
where 7 is the convergence coefficient and n denotes the number of corrections. Equation (4a)/(4b) is applied when C u,j switches from V CM to V REF / GND, respectively. We assume that C u,j switches from V CM to V REF and according to (4a), if C u,j > C u,0 , then Wd u,j is increased since ÁD OUT < 0; if C u,j < C u,0 , then Wd u,j is decreased since ÁD OUT > 0. Wd u,j is always corrected in the right direction. When the digital weights of all unit capacitors approach their final values, ÁD OUT is driven toward zero and the calibration converges.
The unit capacitors are calibrated from C u,1 to C u,M sequentially. The calibration process restarts from C u,1 after C u,M has been calibrated. The average value of the two conversion results is the final output.
Calibration technique with two reference capacitors
The number of unit capacitor increases exponentially as the resolution of SAR ADC increases. For high resolution SAR ADCs, if all unit capacitors are calibrated in the way described above, the digital hardware would be large and the convergence speed would be slow. This problem can be solved through the two reference capacitors introduced in this paper.
An 8-bit DAC with two reference capacitors is shown in Fig. 6 . C i (i ¼ 0, 1,+, and 4) are composed of unit capacitor C uA with a value of C. C i (i ¼ 5, 7,+, and 9) are composed of unit capacitor C uB with a value of 8C. The overall capacitor array consists of 16 C uA and 31 C uB , for a total capacitance of 264C. The parameters to be estimated are the digital weights of C uA,j (j ¼ 1, 2,+, and 15) and C uB,j (j ¼ 1, 2,+, and 31). C uA,0 is the standard capacitor for all other unit capacitors. The initial digital weights of C uA,j and C uB,j are 0000000010 and 0000010000, respectively. 
Fig. 6. Schematic of an 8-bit DAC with two reference capacitors
Two reference capacitors are involved in the calibration process. They are defined as C R1 ¼ C uA,0 and C R2 ¼ P 15 j¼8 C uA,j , C R1 and C R2 are the reference capacitors for C uA,j and C uB,j , respectively. The flow chart of the system is shown in Fig. 7 .
When C uA,j is under calibration ("FLAG" F 1), C 5 acts as the termination capacitor during the two conversions while C uA,j is swapped with C R1 (C uA,0 ) in the second conversion, and thus the digital weight of C uA,j is corrected with respect to C R1 . When C uB,j is under calibration ("FLAG" F 2), C 0 acts as the termination capacitor during the two conversions while C uB,j is swapped with C R2 (C uA,8 -C uA,15 ) in the second conversion, and thus the digital weight of C uB,j is corrected with respect to C R2 .
However, C R2 is not a standard capacitor as its capacitance is not precisely 8C uA,0 . The digital weight of C R2 , which can be expressed as Wd R2 ¼ P 15
j¼8 Wd uA,j , is constantly updated along with the progress of the calibration. Given that C R2 is taken as the reference capacitor for C uB,j , Wd uB,j (j ¼ 1, 2,+, and 31) should be updated by the same amount once Wd R2 changes. Therefore, each time when C uA,15 has been calibrated, the following calculation in the digital domain is conducted:
where n 1 and n 2 denote the number of corrections for Wd uA,j and Wd uB,j , respectively. With this method, the number of parameters that need to be estimated is reduced from 255 to 46 for the 8-bit DAC. Parameter "FLAG" is used to indicate whether C uA,j or C uB,j is being calibrated. The initial values of j and "FLAG" are set to 1. M 1 and M 2 represent the total number of C uA,j and C uB,j , respectively.
With the above calibration technique, (3) is rewritten as:
Implementation issues and simulation results
Behavior modeling has been performed with a 12-bit SAR ADC. The sampling frequency was set to 5 MHz and ideal switches were used in the behavior modeling. The system structure is shown in Fig. 8 . The DAC is split into a higher 8-bit CDAC, which is the same as that shown in Fig. 6 , and a lower 3-bit CDAC. The lower 3-bit CDAC is binary weighted capacitor array. d L,j (j ¼ 1, 2, and 3) are the bit decision results of the lower 3-bit. Wd L,j (j ¼ 1, 2, and 3) are the digital weights of the lower 3-bit and they are not updated.
In the split CDAC structure, the reference capacitor is in the higher-bit CDAC and is also used to calibrate capacitors only in the higher-bit CDAC. Although the lower-bit CDAC top plate parasitic capacitance affects the reference capacitor weight, the effect is equivalent to all other capacitors in the higher-bit CDAC. Thus the calibration method is also applicable to split CDAC structure. The mismatch of the lower-bit CDAC with respect to the higher-bit CDAC due to the top plate parasitic capacitance can be ignored.
As the calibration is applied to the higher-bit CDAC, the hardware overhead for digital calibration is decreased if the resolution of the lower-bit CDAC increases. However, the top plate parasitic capacitance of the lower-bit CDAC, which is not considered in the calibration, affects the system performance. With the layout presented in [7] , the top plate parasitic capacitance of a single unit capacitor can be reduced to nearly zero, making metal wires the major sources of parasitic capacitance. As shown in Table II , the 8 bit-3 bit splitting DAC is considered as a reasonable tradeoff between the digital hardware overhead and the top plate parasitic.
The convergence coefficient 7 was set to 2 !12
. The value of 7 should be small enough to guarantee stable convergence. Besides, the ADC conversion result may be inaccurate due to circuit noise or comparator metastability. A small 7 helps to mitigate the effect of inaccurate conversion on the calibration. With random capacitor mismatches of 3% added to all capacitors and the lower-bit CDAC top plate capacitance taken into consideration, the normalized spectrum of the ADC output is shown in Fig. 9 . After the calibration convergences, the signal-to-noise and distortion ratio (SNDR) increases from The area and power of the calibration logic are estimated under a 65 nm CMOS process. The top plate parasitic of the lower-bit CDAC is attained from the layout extraction results. Considering the kT/C noise, the unit capacitor C is chosen to be 18 fF. The learning curves of the SNDR for two DAC structures are shown in Fig. 11 . The calibration method works under both situations. For the 8 bit-3 bit splitting DAC structure, the SNDR converges to a stable value after approximately 700 000 samples. With a sampling frequency of 5 MHz, the convergence time is 140 ms, which is fast enough to track the environmental variations. For the 6 bit-5 bit splitting DAC structure, the convergence speed is faster as fewer capacitor digital weights require estimation.
The behavior simulation for the system shown in Fig. 8 was repeated 30 times with different random capacitor mismatches for each instance. The histogram of the SNDR shown in Fig. 12 verifies the robustness of the proposed calibration technique. 
Conclusion
A digital background calibration technique for SAR ADC is proposed in this paper. Double conversions are conducted for each input sample, thereby halving the effective sampling rate. However, the double conversion scheme decreases the noise power by 3 dB as the average value of the two conversions results is used as the final output. If the full conversion speed needs to be restored, the calibration can be performed in foreground with the capacitor digital weights frozen after the calibration is converged. This is feasible as capacitor values generally do not change with PVT variations. The control logic of this design is more complex than that in the conventional design because each unit capacitor is controlled independently. However, the increased area and power of the control logic is negligible compared with the entire chip area and power. The number of reference capacitors can be expanded easily to more than two to further reduce the number of parameters to be estimated. Behavior simulation results exhibit significant improvements in SNDR and SFDR.
